Reply To: sampling phase auto-sync

NewHome Forums OSSC & OSSC Pro OSSC – Discussion and support sampling phase auto-sync Reply To: sampling phase auto-sync

#10728
marqs
Participant

Now that you brought up the error, I recall also bumping up to the same constraint while trying to make a quick try on this long time ago. As you suggested, it’s possible to use a single PLL for generating DIV2 output (for re-latching), and 3x etc. clocks for actual processing.