Reply To: Hybrid Scanlines

[borti4938]

Thank you very much 🙂 Also using the /* synthesis ramstyle = “logic” */ primitive on the post-processing registers helps a lot to relax timings. Fw-build runs through but I haven’t tested it yet.