What causes the HPLL2x phase bug?

NewHome Forums OSSC, OSSC Pro and DExx-vd isl OSSC – Discussion and support What causes the HPLL2x phase bug?

Viewing 2 posts - 1 through 2 (of 2 total)
  • Author
    Posts
  • #39552
    Zacabeb
    Participant

    I decided to disable HPLL2x in all my profiles because of the weird behavior with the phase setting when it’s on, as mentioned on the wiki. Adjusting the phase, it tends to jump to random phases instead of the given setting.

    But has anyone figured out what the cause of this behavior is and if there’s a strategy for working around it with HPLL2x enabled?

    While on the subject, in HPLL2x mode, does anybody know if the TVP7002 decimates to the target sample rate through downsampling or subsampling?

    #39642
    marqs
    Participant

    To me it just looks like a design flaw in TVP7002, i.e. PLL post-divider alignment is random instead of phase select MSB controlling it. ADC block uses the divided clock so no extra samples are taken and thus no averaging is done.

Viewing 2 posts - 1 through 2 (of 2 total)
  • You must be logged in to reply to this topic.